Hi experts
I need help with gvim/unix for Extending Verilog syntax highlighting for SystemVerilog.
It is working fine for vim not for gvim.
Any help greatly appreciated.
Thxs
Saran
--
You received this message from the "vim_use" maillist.
Do not top-post! Type your reply below the text you are replying to.
For more information, visit http://www.vim.org/maillist.php
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment